

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

\					
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/078,732	02/19/2002	Kenneth Hing Key Tseng	07716P001	6289	
27660	7590 11/21/2003		EXAM	EXAMINER	
BURGESS & BEREZNAK LLP 800 WEST EL CAMINO REAL SUITE 180			TAT, BINH C		
			ART UNIT	PAPER NUMBER	
MOUNTAIN VIEW, CA 94040			2825		
			DATE MAIL ED. 11/21/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

	A				AC			
		Application	on No.	Applicant(s)				
·		10/078,73	32	TSENG, KENNETH HING KEY				
0	ffice Action Summary	Examiner		Art Unit				
		Binh C. Ta		2825				
	MAILING DATE of this communica	tion appears on the	cover sheet with th	e correspondence add	ress			
Period for Rep	ייט ENED STATUTORY PERIOD FOR	DEDIVIS SETT	O EXPIRE 3 MONT	TH(S) FROM				
THE MAILI - Extensions of after SIX (6) - If the period in	NG DATE OF THIS COMMUNICAL fitime may be available under the provisions of 3 MONTHS from the mailing date of this communitor reply specified above is less than thirty (30) of for reply is specified above, the maximum statute by within the set or extended period for reply will be the office later than three months after at term adjustment. See 37 CFR 1.704(b).	ATION. 37 CFR 1.136(a). In no every cation. lays, a reply within the state orry period will apply and will by statute. Cause the apple.	ent, however, may a reply b utory minimum of thirty (30) Il expire SIX (6) MONTHS f lication to become ABANDO	e timely filed days will be considered timely, from the mailing date of this com DNED (35 U.S.C. § 133).	nmunication.			
Status 			, 					
<u> </u>	ponsive to communication(s) filed							
/—)⊠ This action is						
3) Sinc	ce this application is in condition for sed in accordance with the practice	or allowance excep e under <i>Ex parte Q</i>	t for formal matters <i>uavl</i> e. 1935 C.D. 1	, prosecution as to the 1. 453 O.G. 213.	ments is			
Disposition of		o andor Expans q	, , , , , , , , , , , , , , , , , , ,	,,				
4)⊠ Clair	n(s) 1-29 is/are pending in the ap	plication.						
4a) C	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)∐ Clair	n(s) is/are allowed.							
6)⊠ Clair	n(s) <u>1-29</u> is/are rejected.							
7)∐ Clair	m(s) is/are objected to.							
•	m(s) are subject to restriction	on and/or election r	equirement.					
Application P								
	pecification is objected to by the E							
	rawing(s) filed on 19 February 200							
	olicant may not request that any object proposed drawing correction filed o							
,	proposed drawing correction filed opproved, corrected drawings are requi			proved by the Examine	•			
•	eath or declaration is objected to by		nce action.					
,	· 35 U.S.C. §§ 119 and 120	y the Examiner.						
-	nowledgment is made of a claim fo	or foreign priority un	nder 35 U.S.C. & 11	9(a)-(d) or (f)				
	b)☐ Some * c)☐ None of:	n torcigir priority di	1401 00 0.0.0.3 11	(u) (u) (i).				
a)∟ ∧''' 1.□		ocuments have hee	n received					
1.□	Certified copies of the priority do			cation No.				
3.□					Stage			
_	application from the Internati ne attached detailed Office action f	ional Bureau (PCT	Rule 17.2(a)).		g			
14) Ackno	wledgment is made of a claim for	domestic priority u	nder 35 U.S.C. § 11	19(e) (to a provisional a	application).			
	The translation of the foreign languowledgment is made of a claim for							
Attachment(s)								
2) Notice of Di	eferences Cited (PTO-892) raftsperson's Patent Drawing Review (PTC Disclosure Statement(s) (PTO-1449) Pape			mary (PTO-413) Paper No(s nal Patent Application (PTO				

Art Unit: 2825

DETAILED ACTION

This office action is in response to application 10/078732 filed on 02/19/02.
 Claims 1-29 remain pending in the application.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-29 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Takiguchi (U.S. Patent No. 5986463).
- As to claim 1 Takiguchi teaches a buffer for noise rejection in a logic circuit comprising: an input node (fig 1, 2 element 15 and 9a-9b); an output node (fig 1, 2 element 15 and 9a-9b); a first inverter coupled to the input node, the first inverter having a first device size (fig 1, 2 element 15 and col 6 lines 40-63 and 9a-9b); a second inverter coupled to the first inverter and the output node, the second inverter having a second device size at least six times greater than the first device size (fig 1, 2 and 9a-9b col 1 lines 25-39 and col 2 lines 31-col4 lines 29).
- 5. As to claim 2, Takiguchi teaches wherein the first and second inverters each comprise CMOS devices (see fig 9a-c and 10 col1 lines 56-col2 lines 12 and col 8 lines 31-67).
- 6. As to claim 3, Takiguchi teaches wherein the second device size is approximately ten times larger than the first device size (fig 1, 2 and 9a-9b col 1 lines 25-39 and col 2 lines 31-col4 lines 29).

·Art Unit: 2825

As to claim 4, Takiguchi teaches wherein a ratio of the first device size to the second device size is in a range between 1:8 and 1:22 (fig 1, 2 and 9a-9b col 1 lines 25-39 and col 2 lines 31-col4 lines29).

- 8. As to claim 5, 16 and 24 Takiguchi teaches extracting parametric information from a layout of the logic network (fig 1 4-7); analyzing the logic network to identify a crosstalk-induced glitch at a node of a signal path in the logic inetwork (fig 1 4-7 col 10 lines 13-42); inserting a buffer at the node that functions to suppress a magnitude of the crosstalk-induced glitch, the buffer including first and second inverters coupled in series, the first and second inverters respectively having a device size ratio of 1:6 or larger (fig 1, 2 and 9a-9b col 1 lines 25-39 and col 2 lines 31-col4 lines29).
- 9. As to claim 6 Takiguchi teaches wherein the parametric information includes capacitance and resistance along the signal path of the logic network (fig 1 4-7 and col 7 lines 35-60)
- 10. As to claims 7, and 20 Takiguchi teaches wherein the first and second inverters comprise CMOS devices (see fig 9a-c and 10 col1 lines 56-col2 lines 12 and col 8 lines 31-67).
- 11. As to claim 8, 21 and 28 Takiguchi teaches wherein the device size ratio is in a range between 1:8 and 1:22 (see fig 9a-c and 10 col1 lines 56-col2 lines 12 and summary).
- 12. As to claim 9, 22 and 29 Takiguchi teaches wherein the device size ratio is approximately 1:10 (see fig 9a-c and 10 col1 lines 56-col2 lines 12 and col 8 lines 31-67 and summary).
- 13. As to claim 10, 11, and 23 Takiguchi teaches wherein the parametric information further includes timing slack available at the node of the signal path (fig 1, 2 element 15 and col 6 lines 40-63 and 9a-9b); and wherein the buffer has an associated delay that is smaller than the timing

Art Unit: 2825

slack available at the node of the signal path (see fig 9a-c and 10 col1 lines 56-col2 lines 12 and col 8 lines 31-67 and summary).

- 14. As to claims 12, 13, 17 and 25 Takiguchi teaches wherein the node comprises an input of a logic state device, and wherein the logic state device comprises a flip-flop (see fig 1-3).
- 15. As to claims 14, 18 and 26 Takiguchi teaches wherein the logic state device comprises a latch (see fig 1-3).
- 16. As to claims 15, 19 and 27 Takiguchi teaches wherein the logic state device comprises a register (see fig 1-3).

Art Unit: 2825

Conclusion

17. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Binh C. Tat whose telephone number is (703) 305-4855. The examiner can normally be reached on 7:30 - 4:00 (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mathew Smith can be reached on (703) 308-1323. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 305-3431 for regular communications and (703) 305-3431 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

Binh Tat Art Unit 2825 November 17, 20033

COURT 2810